EDAToolsCafe, the Worlds #1 EDA Web Portal.
Search:
HP Invent
  Home | EDAVision | Companies | Downloads | Interviews | News | Discussion | Resources |  ItZnewz  | |  CaféTalk  |
  Check Mail | Free Email | Submit Material | Universities | Books & Courses | Events | Membership | Fun Stuff | Advertise |
 Browse eCatalog:  Free subscription to EDA Daily News
eCatalogAsic & ICPCBFPGADesign ServicesHardwareSIP
Email: 

News: Subscribe to CafeNews |  Company News |  News Jump |  Post News
  EDA Company News

Submit Comments Printer Friendly Version

Verplex Doubles Formal Verification Speed

MILPITAS, Calif.--(BUSINESS WIRE)--Aug. 27, 2001--Verplex(TM) Systems, Inc. announces its next generation in equivalence checking with Conformal(TM) Logic Equivalence Checker, which has on average twice the speed of its predecessor, Tuxedo LEC.

Conformal combines increased performance and capacity with ease of use for the rapid and more reliable formal verification of full-chip designs. It compares register transfer level (RTL) code to flattened netlists for multi-million gate designs in minutes or hours, setting new performance standards for formal verification.

``We are impressed that Verplex continues to stay ahead of the competition with proactive enhancements to meet the growing needs of their customers,'' says Hiroshi Furukawa, formal verification engineer, First SOC Department of NEC Micro Systems in Japan. ``The 30 percent and up to 10X improvement in speed with the added ease of use in Conformal's new word level diagnostic capabilities significantly puts it even further ahead of all other verification tools.''

With this new version of its equivalence checker, Verplex, on average, doubles the speed capability of its equivalence checking predecessor while adding numerous features. Conformal's new RTL compiler reduces the complexity of the overall verification process, and abstracts designs to a higher level for faster design comparisons. Improved comparison solvers enable designs to be verified 2X-10X faster.

Conformal is also tightly integrated with Verplex's SPICE to logic abstraction tool, Transformal(TM) Transistor Extractor, to verify RTL designs against their final LVS netlist. This is critical because the transistor-level netlist is the golden reference for physical design tools and for Customer-Owned Tooling (COT) flows.

Conformal has further optimized the comparison of RTL to gate multipliers, making them 10X-50X faster according to customer feedback. It automatically abstracts complex multiplier structures from synthesis design libraries generated by Synopsys Inc. (Nasdaq: SNPS) DesignWare, and Cadence Design Systems Inc. (NYSE: CDN - ) Ambit Ware. Vendor specific multipliers from LSI Logic Corporation (NYSE: LSI) and Texas Instruments (TI) Incorporated (NYSE: TXN - ) are now supported. Full adders used within multipliers are automatically recognized, which helps to speed up the comparisons process. The new Conformal also supports Verilog2000 signed operator and attributes to stay current with hardware description language (HDL) constructs.

Improved navigation techniques allow users to view schematic representations of functional blocks with bussed data and control distinction. This feature aids during debug and last-minute engineering change orders (ECOs), especially with large, complex designs. Additional GUI features and enhanced TCL support expand its diagnostic capabilities.

Mapping algorithms have been improved to further enhance ease of use.

A new mixed-language mode operation is well suited for system on chip (SOC) design applications, as well as designing with intellectual property (IP) written in VHDL or Verilog.

Applications with different design styles can utilize Conformal's advances in sequential capability for gated-clocks, pipeline retiming, state encoding and cloned registers. The support of User Defined Primitives (UDPs) has been enhanced to enable users to verify complex state element requirements in their designs.

``Conformal's advanced foundation extends Verplex's lead over the competition in equivalence checking,'' concludes C. Michael Chang, president and chief executive officer of Verplex. ``By continuing to push the performance and quality envelope, Verplex is delivering tools and technologies necessary to take verification to the next level.''

Conformal Logic Equivalence Checker is available today and supports Hewlett Packard, Sun Microsystems and Linux operating systems platforms. It is priced at $105,000 U.S. pricing.

For more information on Conformal Logic Equivalence Checker and Transformal Transistor Extractor, contact Ralph Sanchez, Verplex product marketing manager, at (503) 835-9403 or via email at ralph@verplex.com.

About Verplex

Verplex Systems Inc. is an electronic design automation (EDA) company focusing on delivery of the highest speed, highest capacity and easiest to use formal verification products for complex system-on-chip (SOC) design. Founded in 1997, it is privately held and funded by leading venture capital firms. Corporate headquarters is located at 300 Montague Expressway, Suite 100, Milpitas, Calif. 95035. Telephone: (408) 586-0300. Facsimile: (408) 586-0230. Email: info@verplex.com. Online information is found at its web site: http://www.verplex.com.

Verplex, Tuxedo, BlackTie, Conformal and Transformal are trademarks of Verplex Systems Inc. All other companies and products referenced herein are trademarks or registered trademarks of their respective holders.


Contact:
     Public Relations for Verplex:
     Nanette Collins, 617/437-1822
     nanette@nvc.com

Copyright 2001, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com